![[ICO]](/icons/blank.gif){kind=icon}
![[PARENTDIR]](/icons/back.gif){kind=icon}
![[ ]](/icons/unknown.gif){kind=icon}
![[IMG]](/icons/image2.gif){kind=icon}
![[ ]](/icons/layout.gif){kind=icon}
| Name | Last modified | Size | Description |
|---|---|---|---|---|
| Parent Directory | - | ||
| serieller_4-bit-addierer_final.dsim | 2021-09-10 15:53 | 22K | |
| 4-Bit-Dualzähler_Triggerung_steigende_Taktflanke.jpg | 2021-09-10 15:53 | 55K | |
| serieller_4-bit-Addierer_2.jpg | 2021-09-10 15:53 | 122K | |
| serieller_4-bit-Addierer_1.jpg | 2021-09-10 15:53 | 123K | |
| addierer.jpg | 2021-09-10 15:53 | 228K | |
| Serieller_4-Bit-Addierer_Beispiel.pdf | 2021-09-10 15:53 | 246K | |
| Volladdierer.pdf | 2021-09-10 15:53 | 268K | |
| Serieller_Addierer.pdf | 2021-09-10 15:53 | 289K | |
| 4-Bit-Parallel_ADD_SUB.pdf | 2021-09-10 15:53 | 302K | |
| 4-bit-Paralleladdierer.jpg | 2021-09-10 15:53 | 315K | |
| Schieberegister.pdf | 2021-09-10 15:53 | 315K | |
| Logikgatter_und_JK-FlipFlop.pdf | 2021-09-10 15:53 | 342K | |
| Halbaddierer_Volladdierer.pdf | 2021-09-10 15:53 | 471K | |
| Addierer_parallel_seriell.pdf | 2021-09-10 15:53 | 620K | |